

**UNIT I****Chapter 1 : Computer Data Representation 1-1 to 1-21****Syllabus :**

Basic computer data types, Complements, Fixed point representation, Register Transfer and Micro-operations : Floating point representation, Register Transfer language, Register Transfer, Bus and Memory Transfers (Tri-State Bus Buffers, Memory Transfer), Arithmetic Micro-Operations, Logic Micro-Operations, Shift Micro-Operations, Arithmetic logical shift unit.

1.1	Number Systems .....	1-1
1.1.1	Decimal Numbers .....	1-1
1.1.2	Binary Number.....	1-1
1.1.3	Octal Numbers .....	1-1
1.1.4	Hexadecimal Numbers .....	1-1
1.1.5	BCD (Binary Coded Decimal) Numbers .....	1-2
1.2	Representation of Data in Computer .....	1-3
1.2.1	Fixed Point Representation .....	1-3
1.2.2	Floating Point Representation .....	1-4
1.3	Introduction to Digital System.....	1-5
1.4	Register-Transfer Logic .....	1-5
1.5	Register Transfer Language .....	1-5
1.5.1	Inter-register Transfer .....	1-6
1.5.2	Basic Symbols for Register Transfer Language .....	1-6
1.5.3	Register Transfer from Two Sources to a Single Destination.....	1-7
1.5.3.1	Using Multiplexers (4 number of $2 \times 1$ Multiplexers).....	1-7
1.5.3.2	Using $2 \times 1$ Quad Multiplexer .....	1-8
1.5.4	Bus Transfer .....	1-8
1.5.4.1	Using Multiplexers .....	1-8
1.5.4.2	Using Tri-state Buffer Gates .....	1-9
1.5.5	Memory Transfer .....	1-10
1.6	Arithmetic, Logic and Shift Micro-operations .....	1-11

1.6.1	Arithmetic Micro-operations.....	1-12
1.6.2	Design of Arithmetic Logic Unit .....	1-14
1.6.2.1	Combinational Arithmetic Unit .....	1-14
1.6.3	Logic Micro-operations .....	1-15
1.6.4	Implementation of Logic Operations.....	1-15
1.7	Shift Micro-operations .....	1-16
1.7.1	Logical Shift .....	1-16
1.7.2	Arithmetic Shift .....	1-16
1.7.3	Design of a Shifter.....	1-17
1.8	Arithmetic Logic Shift Unit .....	1-17
1.8.1	Sequential Unit for Multiplication and Division .....	1-20
1.8.2	ALU Expansion.....	1-21

**UNIT II****Chapter 2 : Basic Computer Organization  
and Design 2-1 to 2-17****Syllabus :**

Instruction codes, Computer registers, computer instructions, Timing and Control, Instruction cycle, Memory-Reference Instructions, Input-output and interrupt, Complete computer description, Design of Basic computer, design of Accumulator Unit.

2.1	Organization and Architecture.....	2-1
2.1.1	Basic Functional Units of a Computer .....	2-1
2.1.2	Top-Level Structure of a Computer .....	2-1
2.1.3	Functional View of a Computer .....	2-2
2.1.4	Concept of Layers in Architecture Design .....	2-2
2.1.5	Software / Hardware Interaction.....	2-3
2.1.6	Instruction Set Architecture .....	2-3
2.2	The Von Neumann Architecture (Basic Computer) .....	2-4
2.2.1	Input Unit .....	2-4
2.2.2	Output Unit .....	2-4
2.2.3	Arithmetic and Logic Unit (ALU) .....	2-4
2.2.4	Control Unit.....	2-4



2.2.5	Memory Unit .....	2-4	3.9.1	Elements of Assembly Language.....	3-14
2.2.6	Key Features of a Von Neumann Machine.....	2-4	3.9.2	Assembly Program to Machine Language Program.....	3-15
2.2.7	Basic Structure of the CPU.....	2-5	3.9.3	Assembly Language Statements.....	3-17
2.2.8	Execution of a Program by Von Neumann Machine .....	2-6	3.9.4	Literals and Constants.....	3-18
2.2.9	An Advanced Structure of Von Neumann Machine .....	2-9	3.10	Assembler and Related Programs .....	3-18
2.3	Instruction Codes.....	2-10	3.10.1	Load and Go Assembler.....	3-19
2.4	Instruction Execution .....	2-11	3.10.2	One-pass Assembler.....	3-19
2.5	Design of Accumulator.....	2-12	3.10.2.1	One-pass Assembler with Forward References.....	3-19
2.6	Processor Unit .....	2-15	3.10.3	Two Pass Assembler.....	3-20
2.6.1	Status Register (PSW).....	2-16	3.11	Advanced Assembler Directives.....	3-20
<b>UNIT III</b>					

**Chapter 3 : Assembly Language****Programming****3-1 to 3-24****Syllabus :**

Introduction, Machine Language, Assembly Language, assembler, Program loops, Programming Arithmetic and logic operations, Looping construct, subroutines, I-O Programming.

3.1	Introduction .....	3-1
3.2	Machine Language .....	3-1
3.3	Implementation of Conditional Branching Instructions .....	3-3
3.4	Operand Data Types .....	3-5
3.5	Number of Addresses in an Instruction.....	3-6
3.5.1	Zero Address or Stack Based Instructions .....	3-6
3.5.2	One Address or Accumulator based Instructions.....	3-7
3.5.3	Multiple Addresses or General Purpose Register Base Instructions .....	3-8
3.6	Logic Operations.....	3-10
3.7	Subroutines.....	3-10
3.8	I/O Programming .....	3-12
3.9	Assembly Language Programming.....	3-14

3.9.1	Elements of Assembly Language.....	3-14
3.9.2	Assembly Program to Machine Language Program.....	3-15
3.9.3	Assembly Language Statements.....	3-17
3.9.4	Literals and Constants.....	3-18
3.10	Assembler and Related Programs .....	3-18
3.10.1	Load and Go Assembler.....	3-19
3.10.2	One-pass Assembler.....	3-19
3.10.2.1	One-pass Assembler with Forward References.....	3-19
3.10.3	Two Pass Assembler.....	3-20
3.11	Advanced Assembler Directives.....	3-20
3.12	Design of Two Pass Assembler .....	3-21

**UNIT IV****Chapter 4 : Micro programmed****Control Organization****4-1 to 4-19****Syllabus :**

Control Memory, Address sequencing, Micro program Example, Design of control Unit.

4.1	Single Bus CPU.....	4-1
4.2	Micro-operation .....	4-1
4.2.1	Register Transfer Micro-operation.....	4-2
4.2.2	Memory Transfer Micro-operation.....	4-3
4.2.3	Arithmetic Micro-operations.....	4-3
4.2.4	Logic Micro-operations .....	4-4
4.2.5	Shift Micro-operations .....	4-4
4.3	Execution of Machine Instruction .....	
	by Single Bus CPU .....	4-5
4.4	Design of Control Unit .....	4-7
4.4.1	Hardwired Control .....	4-7
4.4.1.1	State Table Method .....	4-8
4.4.1.2	Delay-element Method .....	4-10
4.5	Micro-programmed Control Unit .....	4-11
4.5.1	Basic Concept .....	4-11
4.5.2	Wilkes Control .....	4-12



4.6	Comparison between Hardwired and Micro-programmed Control.....	4-12
4.7	Microinstruction Format .....	4-13
4.7.1	Horizontal Microinstructions.....	4-13
4.7.2	Vertical Microinstructions.....	4-13
4.8	Grouping of Control Signals.....	4-14
4.9	Functioning of Micro-programmed Control Unit.....	4-14
4.10	Microinstruction Sequencing.....	4-15
4.11	Microinstruction Encoding.....	4-17
4.12	Applications of Micro-programming .....	4-18

**UNIT V****Chapter 5 : Central Processing Unit      5-1 to 5-19****Syllabus :**

Introduction, General Register Organization, Stack Organization, Instruction format, Addressing Modes, data transfer and manipulation, Program Control, Reduced Instruction Set Computer (RISC) & Complex Instruction Set Computer (CISC)

5.1	CPU Architecture .....	5-1
5.1.1	80386 Processor Architecture (IA-32) .....	5-2
5.2	Register Organization .....	5-3
5.2.1	Register Organization of Intel Processors .....	5-4
5.2.1.1	Register Organization of 8086 .....	5-4
5.2.2	Register Organization of Motorola Processor MC68000 .....	5-8
5.3	Addressing Modes .....	5-8
5.3.1	Addressing Modes (Intel Processor) [Pentium].....	5-11
5.4	Instruction Format Design.....	5-13
5.5	Stack Organization .....	5-15
5.5.1	Difference between Register Stack and Memory Stack.....	5-16
5.6	RISC (Reduced Instruction Set Computers)....	5-16
5.6.1	RISC Architecture .....	5-17
5.6.2	Comparison of RISC and CISC .....	5-17
5.6.3	Register File.....	5-18

**UNIT VI****Chapter 6 : Pipeline and Vector Process      6-1 to 6-24****Syllabus :**

Flynn's taxonomy, Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction, Pipeline, RISC Pipeline, Vector Processing, Array Processors.

6.1	Flynn's Classification .....	6-1
6.1.1	SISD .....	6-1
6.1.2	SIMD.....	6-2
6.1.3	MISD.....	6-2
6.1.4	MIMD .....	6-2
6.1.5	Comparison between SIMD and MIMD .....	6-3
6.2	Parallel Processing Concepts .....	6-3
6.2.1	Hardware Parallelism .....	6-3
6.2.1.1	Parallel Processing in Uniprocessor System .....	6-3
6.2.1.2	Multiprocessor System .....	6-4
6.2.2	Software Parallelism.....	6-5
6.3	Performance of a Computer .....	6-5
6.3.1	Performance Evaluation .....	6-7
6.3.2	Load Balancing.....	6-7
6.4	System Bus .....	6-8
6.5	Instruction Level Parallelism.....	6-8
6.5.1	Data Dependences.....	6-8
6.5.2	Bernstein's Conditions for Parallelism.....	6-9
6.6	Pipelining.....	6-9
6.6.1	Pipelining (General).....	6-9
6.6.2	Instruction Pipelining .....	6-11
6.6.2.1	Difficulties in Instruction Pipelining .....	6-11
6.6.3	Design Parameters for Pipeline Processor .....	6-14
6.7	Arithmetic Pipeline.....	6-15
6.8	RISC Pipelining .....	6-16
6.9	Superscalar Processors .....	6-18
6.10	SPARC Architecture .....	6-19



6.11	Vector Processor .....	6-22
6.12	Array Processor .....	6-24
6.13	Different Computer Organization for Vector Processing .....	6-24

**UNIT VII**

<b>Chapter 7 : Computer Arithmetic</b>	<b>7-1 to 7-25</b>
--	--------------------

**Syllabus :**

Introduction, Addition and subtraction, Multiplication Algorithms (Booth Multiplication Algorithm), Division Algorithms, Floating Point Arithmetic operations, Decimal Arithmetic Unit.

7.1	Computer Arithmetic .....	7-1
7.1.1	Addition of Positive Numbers.....	7-1
7.1.2	Signed Addition or Subtraction .....	7-2
7.1.2.1	Overflow/Underflow in 2's Complement Arithmetic .....	7-4
7.1.3	Binary Multiplication (Unsigned Numbers) .....	7-6
7.1.4	Binary Multiplication (Signed Number) using Booth's Algorithm .....	7-8
7.1.4.1	Booth's Algorithm.....	7-8
7.1.4.2	Flowchart of Booth's Algorithm.....	7-9
7.1.4.3	Hardware Implementation of Booth's Algorithm.....	7-10
7.1.5	Bit-pair Recoding of Multipliers (A Fast Multiplication Method) .....	7-10
7.1.6	Integer Division .....	7-12
7.1.6.1	Restoring Division.....	7-12
7.1.6.2	Non-Restoring Division Technique .....	7-14
7.2	Floating Point Numbers .....	7-15
7.2.1	IEEE Standard for Floating Point Numbers .....	7-17
7.2.2	Floating Point Arithmetic.....	7-19
7.2.2.1	Addition and Subtraction.....	7-19
7.2.2.2	Multiplication .....	7-21
7.2.2.3	Division .....	7-22
7.2.3	Hardware Implementation of Floating Point Addition/Subtraction.....	7-23
7.3	Decimal Arithmetic.....	7-24

7.3.1	Design of a Single Digit BCD Adder.....	7-24
7.3.2	Block Diagram of BCD Adder.....	7-24
7.3.3	Circuit Diagram of a BCD Adder .....	7-25
7.3.4	Single Stage BCD Adder / Subtracter .....	7-25

**UNIT VIII**

<b>Chapter 8 : Input-Output Organization</b>	<b>8-1 to 8-17</b>
--	--------------------

**Syllabus :**

Input-Output Interface, Asynchronous Data Transfer, Modes of Transfer, Priority Interrupt, DMA, Input-Output Processor (IOP), CPU/IO Communication, Serial communication.

8.1	Input / Output Systems .....	8-1
8.1.1	Programmed Input / Output.....	8-2
8.1.1.1	Input/Output Addressing.....	8-2
8.1.2	Interrupt Driven Input / Output.....	8-4
8.1.2.1	Comparison between Programmed and Interrupt Driven Input / Output.....	8-4
8.1.2.2	Interrupt Processing .....	8-5
8.1.2.3	Interrupt Selection (Multiple Interrupts) .....	8-5
8.1.2.4	Difference between Subroutine and Interrupt Service Routine.....	8-7
8.1.3	Types of Interrupts.....	8-7
8.1.4	DMA (Direct Memory Access) .....	8-8
8.1.4.1	DMA Data Transfer Modes.....	8-9
8.1.5	I/O Controller .....	8-10
8.1.6	Input/Output Channels .....	8-10
8.1.7	I/O Processor.....	8-11
8.1.8	Standard Buses .....	8-12
8.1.8.1	Synchronous Bus .....	8-12
8.1.8.2	Asynchronous Bus .....	8-13
8.1.8.3	Elements of Bus Design .....	8-15
8.1.9	Parallel Port .....	8-16
8.1.10	Serial Interface .....	8-16

**UNIT IX****Chapter 9 : Memory Organization      9-1 to 9-45****Syllabus :**

Memory Hierarchy, Main Memory, Auxiliary Memory, Associative Memory, Cache Memory, Virtual Memory.

9.1	Internal Memory .....	9-1
9.1.1	Characteristics of Memory System .....	9-1
9.1.1.1	Storage Capacity .....	9-1
9.1.1.2	Unit of Transfer .....	9-1
9.1.1.3	Access Modes .....	9-1
9.1.1.4	Access Time .....	9-1
9.1.1.5	Permanence of Storage .....	9-1
9.1.1.6	Cycle Time .....	9-1
9.1.1.7	Data Transfer Rate .....	9-1
9.1.1.8	Physical Characteristics .....	9-1
9.1.2	Memory Hierarchy .....	9-2
9.1.3	Chip Packaging (Semiconductor Memory) .....	9-2
9.1.3.1	RAM Design .....	9-3
9.1.3.2	2-D (One-dimensional-selection) Organization .....	9-5
9.1.3.3	212 D (Two-dimensional selection) Organization .....	9-5
9.1.4	SRAM (Static RAM) .....	9-6
9.1.5	DRAM (Dynamic RAM) .....	9-7
9.1.6	Comparison between SRAM and DRAM .....	9-7
9.1.7	ROM (Read Only Memory) .....	9-7
9.1.7.1	PROM (Programmable ROM) .....	9-8
9.1.7.2	EPROM (Erasable PROM) .....	9-8
9.1.7.3	EEPROM (Electrically Erasable Programmable Read-Only Memory) .....	9-8
9.1.8	Fast Memories using DRAM .....	9-8
9.1.8.1	SDRAM (Synchronous DRAM) .....	9-8
9.1.8.2	RDRAM (Rambus DRAM) .....	9-10
9.2	High Speed Memories .....	9-10

9.2.1	Cache Memory .....	9-10
9.2.1.1	Memory Hierarchy and Locality of Reference .....	9-10
9.2.1.2	Cost and Performance of Memory Hierarchy .....	9-12
9.2.1.3	Cache Organization .....	9-13
9.2.1.4	Cache Operation .....	9-14
9.2.1.5	Address Mapping .....	9-15
9.2.1.6	Cache Coherence .....	9-28
9.2.1.7	Cache Coherence Strategies .....	9-29
9.2.1.8	The MESI Protocol .....	9-30
9.2.1.9	Directory Protocol .....	9-30
9.2.2	Interleaved Memory .....	9-30
9.2.3	Associative Memory .....	9-31
9.3	Memory Management .....	9-32
9.3.1	Virtual Memories .....	9-32
9.3.2	Paging and Address Translation .....	9-33
9.3.2.1	Demand paging .....	9-34
9.3.3	Segmentation .....	9-35
9.3.4	Replacement Policy .....	9-35
9.3.4.1	First-In-First-Out (FIFO) .....	9-36
9.3.4.2	Least Recently Used (LRU) .....	9-36
9.3.4.3	Optimal (OPT) .....	9-37
9.3.4.4	Page Size and Space Utilization .....	9-38
9.3.4.5	Page Segmentation .....	9-38
9.4	Secondary Storage .....	9-39
9.4.1	Magnetic Disk .....	9-39
9.4.1.1	Disk Performance Parameters .....	9-40
9.4.2	RAID (Redundant Array of Independent Disks) .....	9-41
9.4.3	Magnetic Tapes .....	9-42
9.4.4	DAT (Digital Audio Tape) .....	9-43
9.4.5	Optical Memories .....	9-44
9.4.5.1	CD-ROM (Compact Disk Read-Only Memory) .....	9-44
9.4.5.2	Digital Versatile Disk (DVD) .....	9-45

**UNIT X****Chapter 10 : Multiprocessors                    10-1 to 10-9****Syllabus :**

Characteristics of Multiprocessors, Interconnection Structures, Inter-processor Arbitration, Inter-processor Communication and Synchronization, Cache Coherence, Shared Memory Multiprocessors.

10.1	Multiprocessor Architecture .....	10-1
10.1.1	Tightly Coupled (Shared Memory) Multiprocessors.....	10-2
10.1.2	Loosely Coupled (Distributed Memory) Multiprocessors.....	10-2

10.1.3	Comparison between Tightly Coupled and Loosely Coupled Systems .....	10-2
10.2	Interconnection Structures .....	10-2
10.2.1	Single-bus Structure .....	10-2
10.2.2	Multiple-bus Hierarchies.....	10-3
10.2.3	Other Interconnection Structures .....	10-3
10.3	Bus Contentions .....	10-4
10.4	Interprocess Communication.....	10-6
10.5	Bus Controller.....	10-7
10.6	Bus Arbitration .....	10-7

